[1]
Pooja Sharma, Navneet Kaur, and Gurpurneet Kaur, “Performance Assessment of III-V Heterojunction FinFETs at 14nm Gate Length”, JPAS, vol. 23, pp. 296–301, Feb. 2024.